<feed xmlns='http://www.w3.org/2005/Atom'>
<title>user/sven/linux.git/drivers/soc/sophgo/Makefile, branch master</title>
<subtitle>Linux Kernel
</subtitle>
<id>https://git.stealer.net/cgit.cgi/user/sven/linux.git/atom?h=master</id>
<link rel='self' href='https://git.stealer.net/cgit.cgi/user/sven/linux.git/atom?h=master'/>
<link rel='alternate' type='text/html' href='https://git.stealer.net/cgit.cgi/user/sven/linux.git/'/>
<updated>2025-05-07T00:40:02Z</updated>
<entry>
<title>soc: sophgo: cv1800: rtcsys: New driver (handling RTC only)</title>
<updated>2025-05-07T00:40:02Z</updated>
<author>
<name>Alexander Sverdlin</name>
<email>alexander.sverdlin@gmail.com</email>
</author>
<published>2025-03-15T22:49:13Z</published>
<link rel='alternate' type='text/html' href='https://git.stealer.net/cgit.cgi/user/sven/linux.git/commit/?id=c8754c7deab4cbfa947fa2d656cbaf83771828ef'/>
<id>urn:sha1:c8754c7deab4cbfa947fa2d656cbaf83771828ef</id>
<content type='text'>
Add driver for Sophgo CV1800 series SoC RTC subsystem. The RTC module
comprises a 32kHz oscillator, Power-on-Reset (PoR) sub-module, HW state
machine to control chip power-on, power-off and reset. Furthermore, the
8051 subsystem is located within RTCSYS including associated SRAM block.

This patch only populates RTC sub-device.

Signed-off-by: Alexander Sverdlin &lt;alexander.sverdlin@gmail.com&gt;
Reviewed-by: Inochi Amaoto &lt;inochiama@gmail.com&gt;
Link: https://lore.kernel.org/r/20250315224921.3627852-3-alexander.sverdlin@gmail.com
Signed-off-by: Inochi Amaoto &lt;inochiama@gmail.com&gt;
Signed-off-by: Chen Wang &lt;unicorn_wang@outlook.com&gt;
Signed-off-by: Chen Wang &lt;wangchen20@iscas.ac.cn&gt;
</content>
</entry>
<entry>
<title>soc: sophgo: sg2044: Add support for SG2044 TOP syscon device</title>
<updated>2025-05-06T23:48:34Z</updated>
<author>
<name>Inochi Amaoto</name>
<email>inochiama@gmail.com</email>
</author>
<published>2025-04-18T02:03:21Z</published>
<link rel='alternate' type='text/html' href='https://git.stealer.net/cgit.cgi/user/sven/linux.git/commit/?id=f18198c0de56ea636c74312bd09b9d67273412d8'/>
<id>urn:sha1:f18198c0de56ea636c74312bd09b9d67273412d8</id>
<content type='text'>
The SG2044 TOP device provide PLL clock function in its area.
Add a mfd definition for it.

Link: https://lore.kernel.org/r/20250418020325.421257-3-inochiama@gmail.com
Signed-off-by: Inochi Amaoto &lt;inochiama@gmail.com&gt;
Signed-off-by: Chen Wang &lt;unicorn_wang@outlook.com&gt;
Signed-off-by: Chen Wang &lt;wangchen20@iscas.ac.cn&gt;
</content>
</entry>
</feed>
