<feed xmlns='http://www.w3.org/2005/Atom'>
<title>user/sven/linux.git/include/linux/nvme.h, branch v4.8.5</title>
<subtitle>Linux Kernel
</subtitle>
<id>https://git.stealer.net/cgit.cgi/user/sven/linux.git/atom?h=v4.8.5</id>
<link rel='self' href='https://git.stealer.net/cgit.cgi/user/sven/linux.git/atom?h=v4.8.5'/>
<link rel='alternate' type='text/html' href='https://git.stealer.net/cgit.cgi/user/sven/linux.git/'/>
<updated>2016-08-19T09:00:44Z</updated>
<entry>
<title>nvme-fabrics: change NQN UUID to big-endian format</title>
<updated>2016-08-19T09:00:44Z</updated>
<author>
<name>Daniel Verkamp</name>
<email>daniel.verkamp@intel.com</email>
</author>
<published>2016-06-28T18:20:23Z</published>
<link rel='alternate' type='text/html' href='https://git.stealer.net/cgit.cgi/user/sven/linux.git/commit/?id=7a665d2f60b457c0d77b3e4f01e21c55ffc57069'/>
<id>urn:sha1:7a665d2f60b457c0d77b3e4f01e21c55ffc57069</id>
<content type='text'>
NVM Express 1.2.1 section 7.9, NVMe Qualified Names, specifies that the
UUID format of NQN uses a UUID based on RFC 4122.

RFC 4122 specifies that the UUID is encoded in big-endian byte order.

Switch the NVMe over Fabrics host ID field from little-endian UUID to
big-endian UUID to match the specification.

Signed-off-by: Daniel Verkamp &lt;daniel.verkamp@intel.com&gt;
Reviewed-by: Jay Freyensee &lt;james_p_freyensee@linux.intel.com&gt;
Signed-off-by: Sagi Grimberg &lt;sagi@grimberg.me&gt;
</content>
</entry>
<entry>
<title>nvme.h: Add keep-alive opcode and identify controller attribute</title>
<updated>2016-07-05T17:28:18Z</updated>
<author>
<name>Sagi Grimberg</name>
<email>sagi@grimberg.me</email>
</author>
<published>2016-06-13T14:45:27Z</published>
<link rel='alternate' type='text/html' href='https://git.stealer.net/cgit.cgi/user/sven/linux.git/commit/?id=7b89eae29eec4dd9259acd82ed57bec8d9e430ca'/>
<id>urn:sha1:7b89eae29eec4dd9259acd82ed57bec8d9e430ca</id>
<content type='text'>
KAS: keep-alive support and granularity of kato in units of 100 ms
nvme_admin_keep_alive opcode: 0x18

Signed-off-by: Sagi Grimberg &lt;sagi@grimberg.me&gt;
Signed-off-by: Christoph Hellwig &lt;hch@lst.de&gt;
Reviewed-by: Keith Busch &lt;keith.busch@intel.com&gt;
Signed-off-by: Jens Axboe &lt;axboe@fb.com&gt;
</content>
</entry>
<entry>
<title>nvme.h: add NVMe over Fabrics definitions</title>
<updated>2016-07-05T17:28:14Z</updated>
<author>
<name>Christoph Hellwig</name>
<email>hch@lst.de</email>
</author>
<published>2016-06-13T14:45:25Z</published>
<link rel='alternate' type='text/html' href='https://git.stealer.net/cgit.cgi/user/sven/linux.git/commit/?id=eb793e2c9286cca415423edff4942e4ba28e3cd4'/>
<id>urn:sha1:eb793e2c9286cca415423edff4942e4ba28e3cd4</id>
<content type='text'>
The NVMe over Fabrics specification defines a protocol interface and
related extensions to NVMe that enable operation over network protocols.
The NVMe over Fabrics specification has an NVMe Transport binding for
each NVMe Transport.

This patch adds the fabrics related definitions:
- fabric specific command set and error codes
- transport addressing and binding definitions
- fabrics sgl extensions
- controller identification fabrics enhancements
- discovery log page definition

Signed-off-by: Armen Baloyan &lt;armenx.baloyan@intel.com&gt;
Signed-off-by: James Smart &lt;james.smart@broadcom.com&gt;
Signed-off-by: Jay Freyensee &lt;james.p.freyensee@intel.com&gt;
Signed-off-by: Ming Lin &lt;ming.l@ssi.samsung.com&gt;
Signed-off-by: Sagi Grimberg &lt;sagi@grimberg.me&gt;
Signed-off-by: Christoph Hellwig &lt;hch@lst.de&gt;
Reviewed-by: Keith Busch &lt;keith.busch@intel.com&gt;
Signed-off-by: Jens Axboe &lt;axboe@fb.com&gt;
</content>
</entry>
<entry>
<title>nvme: factor out a add nvme_is_write helper</title>
<updated>2016-06-12T13:29:43Z</updated>
<author>
<name>Christoph Hellwig</name>
<email>hch@lst.de</email>
</author>
<published>2016-06-06T21:20:49Z</published>
<link rel='alternate' type='text/html' href='https://git.stealer.net/cgit.cgi/user/sven/linux.git/commit/?id=7a5abb4b48570c3552e33ff4c72ae1e8dac3ba15'/>
<id>urn:sha1:7a5abb4b48570c3552e33ff4c72ae1e8dac3ba15</id>
<content type='text'>
Centralize the check if a given NVMe command reads or writes data.

Reviewed-by: Sagi Grimberg &lt;sagi@grimberg.me&gt;
Reviewed-by: Jay Freyensee &lt;james.p.freyensee@intel.com&gt;
Signed-off-by: Christoph Hellwig &lt;hch@lst.de&gt;
Reviewed-by: Keith Busch &lt;keith.busch@intel.com&gt;
Signed-off-by: Jens Axboe &lt;axboe@fb.com&gt;
</content>
</entry>
<entry>
<title>nvme.h: add constants for PSDT and FUSE values</title>
<updated>2016-06-12T13:29:43Z</updated>
<author>
<name>James Smart</name>
<email>james.smart@broadcom.com</email>
</author>
<published>2016-06-06T21:20:47Z</published>
<link rel='alternate' type='text/html' href='https://git.stealer.net/cgit.cgi/user/sven/linux.git/commit/?id=3972be23bd2d2bcfaa44595a260a371cd9218872'/>
<id>urn:sha1:3972be23bd2d2bcfaa44595a260a371cd9218872</id>
<content type='text'>
Signed-off-by: James Smart &lt;james.smart@broadcom.com&gt;
Reviewed-by: Sagi Grimberg &lt;sagi@grimberg.me&gt;
Signed-off-by: Christoph Hellwig &lt;hch@lst.de&gt;
Reviewed-by: Keith Busch &lt;keith.busch@intel.com&gt;
Signed-off-by: Jens Axboe &lt;axboe@fb.com&gt;
</content>
</entry>
<entry>
<title>nvme.h: add AER constants</title>
<updated>2016-06-12T13:29:43Z</updated>
<author>
<name>Christoph Hellwig</name>
<email>hch@lst.de</email>
</author>
<published>2016-06-06T21:20:46Z</published>
<link rel='alternate' type='text/html' href='https://git.stealer.net/cgit.cgi/user/sven/linux.git/commit/?id=79f370eac63796a8933b210bca02f006ba32d22e'/>
<id>urn:sha1:79f370eac63796a8933b210bca02f006ba32d22e</id>
<content type='text'>
Reviewed-by: Jay Freyensee &lt;james.p.freyensee@intel.com&gt;
Reviewed-by: Sagi Grimberg &lt;sagi@grimberg.me&gt;
Reviewed-by: Ming Lin &lt;ming.l@ssi.samsung.com&gt;
Signed-off-by: Christoph Hellwig &lt;hch@lst.de&gt;
Reviewed-by: Keith Busch &lt;keith.busch@intel.com&gt;
Signed-off-by: Jens Axboe &lt;axboe@fb.com&gt;
</content>
</entry>
<entry>
<title>nvme.h: add NVM command set SQE/CQE size defines</title>
<updated>2016-06-12T13:29:43Z</updated>
<author>
<name>Christoph Hellwig</name>
<email>hch@lst.de</email>
</author>
<published>2016-06-06T21:20:45Z</published>
<link rel='alternate' type='text/html' href='https://git.stealer.net/cgit.cgi/user/sven/linux.git/commit/?id=69cd27e2511616f9b402d1bad4c49f91aa7411a3'/>
<id>urn:sha1:69cd27e2511616f9b402d1bad4c49f91aa7411a3</id>
<content type='text'>
Reviewed-by: Sagi Grimberg &lt;sagi@grimberg.me&gt;
Signed-off-by: Christoph Hellwig &lt;hch@lst.de&gt;
Reviewed-by: Keith Busch &lt;keith.busch@intel.com&gt;
Signed-off-by: Jens Axboe &lt;axboe@fb.com&gt;
</content>
</entry>
<entry>
<title>nvme.h: Add get_log_page command strucure</title>
<updated>2016-06-12T13:29:43Z</updated>
<author>
<name>Armen Baloyan</name>
<email>armenx.baloyan@intel.com</email>
</author>
<published>2016-06-06T21:20:44Z</published>
<link rel='alternate' type='text/html' href='https://git.stealer.net/cgit.cgi/user/sven/linux.git/commit/?id=725b358836ed038d7d8eafef86330b3a0b3f9c2f'/>
<id>urn:sha1:725b358836ed038d7d8eafef86330b3a0b3f9c2f</id>
<content type='text'>
Add get_log_page command structure and a corresponding entry in
nvme_command union

Signed-off-by: Armen Baloyan &lt;armenx.baloyan@intel.com&gt;
Reviewed-by: Jay Freyensee &lt;james.p.freyensee@intel.com&gt;
Reviewed--by: Sagi Grimberg &lt;sagi@grimberg.me&gt;
Signed-off-by: Christoph Hellwig &lt;hch@lst.de&gt;
Reviewed-by: Keith Busch &lt;keith.busch@intel.com&gt;
Signed-off-by: Jens Axboe &lt;axboe@fb.com&gt;
</content>
</entry>
<entry>
<title>nvme.h: add RTD3R, RTD3E and OAES fields</title>
<updated>2016-06-12T13:29:43Z</updated>
<author>
<name>Christoph Hellwig</name>
<email>hch@lst.de</email>
</author>
<published>2016-06-06T21:20:43Z</published>
<link rel='alternate' type='text/html' href='https://git.stealer.net/cgit.cgi/user/sven/linux.git/commit/?id=14e974a84e831bf9a44495c7256a6846e7f77630'/>
<id>urn:sha1:14e974a84e831bf9a44495c7256a6846e7f77630</id>
<content type='text'>
These have been added in NVMe 1.2 and we'll need at least oaes for the
NVMe target driver.

Reviewed-by: Sagi Grimberg &lt;sagi@grimberg.me&gt;
Reviewed-by: Jay Freyensee &lt;james.p.freyensee@intel.com&gt;
Signed-off-by: Christoph Hellwig &lt;hch@lst.de&gt;
Reviewed-by: Keith Busch &lt;keith.busch@intel.com&gt;
Signed-off-by: Jens Axboe &lt;axboe@fb.com&gt;
</content>
</entry>
<entry>
<title>NVMe: correct comment for offset enum of controller registers in nvme.h</title>
<updated>2016-05-02T15:13:35Z</updated>
<author>
<name>Wang Sheng-Hui</name>
<email>shhuiw@foxmail.com</email>
</author>
<published>2016-04-27T12:10:16Z</published>
<link rel='alternate' type='text/html' href='https://git.stealer.net/cgit.cgi/user/sven/linux.git/commit/?id=a5b714ad395803a6aa91793b9e52a81b176b8ba9'/>
<id>urn:sha1:a5b714ad395803a6aa91793b9e52a81b176b8ba9</id>
<content type='text'>
Section 3.1 gives the comment for the offset of controller registers
in the specification 1.2a.

Some are mis-copied in the header file nvme.h. Correct them.

Signed-off-by: Wang Sheng-Hui &lt;shhuiw@foxmail.com&gt;
Reviewed-by: Christoph Hellwig &lt;hch@lst.de&gt;
Reviewed-by: Sagi Grimberg &lt;sagi@grimberg.me&gt;
Signed-off-by: Jens Axboe &lt;axboe@fb.com&gt;
</content>
</entry>
</feed>
