summaryrefslogtreecommitdiff
path: root/stmhal/main.c
diff options
context:
space:
mode:
authorDamien George <damien.p.george@gmail.com>2014-04-21 12:03:09 +0100
committerDamien George <damien.p.george@gmail.com>2014-04-21 12:03:09 +0100
commit7533700393b4b5d4858e1f5745be4544b2a970cc (patch)
treed76bd5859079d5494840670c49fe2886d1fb77e2 /stmhal/main.c
parent806f4aef9acd9d8990681b9ba73362d995b59417 (diff)
stmhal: Rename USART to UART.
It's really a UART because there is no external clock line (and hence no synchronous ability, at least in the implementation of this module). USART should be reserved for a module that has "S"ynchronous capabilities. Also, UART is shorter and easier to type :)
Diffstat (limited to 'stmhal/main.c')
-rw-r--r--stmhal/main.c14
1 files changed, 7 insertions, 7 deletions
diff --git a/stmhal/main.c b/stmhal/main.c
index bfcee76b6..42aaff4d0 100644
--- a/stmhal/main.c
+++ b/stmhal/main.c
@@ -20,7 +20,7 @@
#include "pyexec.h"
#include "i2c.h"
#include "spi.h"
-#include "usart.h"
+#include "uart.h"
#include "timer.h"
#include "led.h"
#include "pin.h"
@@ -267,20 +267,20 @@ soft_reset:
// GC init
gc_init(&_heap_start, &_heap_end);
- // Change #if 0 to #if 1 if you want REPL on USART_6 (or another usart)
+ // Change #if 0 to #if 1 if you want REPL on UART_6 (or another uart)
// as well as on USB VCP
#if 0
{
mp_obj_t args[2] = {
- MP_OBJ_NEW_SMALL_INT(PYB_USART_6),
+ MP_OBJ_NEW_SMALL_INT(PYB_UART_6),
MP_OBJ_NEW_SMALL_INT(115200),
};
- pyb_usart_global_debug = pyb_usart_type.make_new((mp_obj_t)&pyb_usart_type,
- sizeof(args) / sizeof(args[0]),
- 0, args);
+ pyb_uart_global_debug = pyb_uart_type.make_new((mp_obj_t)&pyb_uart_type,
+ sizeof(args) / sizeof(args[0]),
+ 0, args);
}
#else
- pyb_usart_global_debug = NULL;
+ pyb_uart_global_debug = NULL;
#endif
// Micro Python init