summaryrefslogtreecommitdiff
path: root/tests/usb.c
blob: f8b60c306c2d99e761abf21b93066af8f578bf65 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
/* == nightwalker-87: TODO: CONTENT AND USE OF THIS SOURCE FILE IS TO BE VERIFIED (07.06.2023) == */

#include <stdint.h>
#include <stdio.h>
#include <string.h>

#include <stlink.h>

#include <read_write.h>
#include <register.h>
#include <usb.h>

static void usage(void) {
    puts("test-usb --reset");
    puts("test-usb --no-reset");
}

int32_t main(int32_t ac, char** av) {
    stlink_t* sl;
    struct stlink_reg regs;
    int32_t reset = 0;

    if (ac == 2) {
        if (strcmp(av[1], "--reset") == 0)
            reset = 2;

        if (strcmp(av[1], "--no-reset") == 0)
            reset = 1;
    }

    if (reset == 0) {
        usage();
        return (0);
    }

    sl = stlink_open_usb(10, reset, NULL, 0);

    if (sl != NULL) {
        printf("-- version\n");
        stlink_version(sl);

        printf("mode before doing anything: %d\n", stlink_current_mode(sl));

        if (stlink_current_mode(sl) == STLINK_DEV_DFU_MODE) {
            printf("-- exit_dfu_mode\n");
            stlink_exit_dfu_mode(sl);
        }

        printf("-- enter_swd_mode\n");
        stlink_enter_swd_mode(sl);

        printf("-- mode after entering swd mode: %d\n", stlink_current_mode(sl));

        printf("-- chip id: %#x\n", sl->chip_id);
        printf("-- core_id: %#x\n", sl->core_id);

        cortex_m3_cpuid_t cpuid;

        if (stlink_cpu_id(sl, &cpuid)) {
            printf("Failed reading stlink_cpu_id\n");
        } else {
            printf("cpuid:impl_id = %0#x, variant = %#x\n", cpuid.implementer_id, cpuid.variant);
            printf("cpuid:part = %#x, rev = %#x\n", cpuid.part, cpuid.revision);
        }

        printf("-- read_sram\n");
        static const uint32_t sram_base = STM32_SRAM_BASE;
        uint32_t off;

        for (off = 0; off < 16; off += 4)
            stlink_read_mem32(sl, sram_base + off, 4);

        printf("FP_CTRL\n");
        stlink_read_mem32(sl, STLINK_REG_CM3_FP_CTRL, 4);

        // no idea what reg this is...
        // stlink_read_mem32(sl, 0xe000ed90, 4);
        // no idea what register this is...
        // stlink_read_mem32(sl, 0xe000edf0, 4);
        // offset 0xC into TIM11 register? TIMx_DIER?
        // stlink_read_mem32(sl, 0x4001100c, 4);

        /* Test 32 bit write */
        write_uint32(sl->q_buf, 0x01234567);
        stlink_write_mem32(sl, 0x200000a8, 4);
        write_uint32(sl->q_buf, 0x89abcdef);
        stlink_write_mem32(sl, 0x200000ac, 4);
        stlink_read_mem32(sl, 0x200000a8, 4);
        stlink_read_mem32(sl, 0x200000ac, 4);

        /* Test 8 bit write */
        write_uint32(sl->q_buf, 0x01234567);
        stlink_write_mem8(sl, 0x200001a8, 3);
        write_uint32(sl->q_buf, 0x89abcdef);
        stlink_write_mem8(sl, 0x200001ac, 3);
        stlink_read_mem32(sl, 0x200001a8, 4);
        stlink_read_mem32(sl, 0x200001ac, 4);

        printf("-- status\n");
        stlink_status(sl);

        printf("-- reset\n");
        stlink_reset(sl, RESET_AUTO);
        stlink_force_debug(sl);
        /* Test reg write */
        stlink_write_reg(sl, 0x01234567, 3);
        stlink_write_reg(sl, 0x89abcdef, 4);
        stlink_write_reg(sl, 0x12345678, 15);

        for (off = 0; off < 21; off += 1) stlink_read_reg(sl, off, &regs);

        stlink_read_all_regs(sl, &regs);

        printf("-- status\n");
        stlink_status(sl);

        printf("-- step\n");
        stlink_step(sl);

        printf("-- run\n");
        stlink_run(sl, RUN_NORMAL);

        printf("-- exit_debug_mode\n");
        stlink_exit_debug_mode(sl);

        stlink_close(sl);
    }

    return (0);
}