summaryrefslogtreecommitdiff
path: root/scripts/gdb/linux/timerlist.py
diff options
context:
space:
mode:
authorSungMin Park <smn1196@coasia.com>2025-09-17 12:43:11 +0530
committerDaniel Lezcano <daniel.lezcano@linaro.org>2025-09-24 15:46:27 +0200
commit45d78cd0bf2c40e74c31f70340484e20aae45b07 (patch)
tree4bcbdb4d4ffdf65d186c14df070f386fb707827c /scripts/gdb/linux/timerlist.py
parent0c617a3f62100ff25c291735ff907a7ca1c084ae (diff)
dt-bindings: timer: exynos4210-mct: Add compatible for ARTPEC-9 SoC
Add Axis ARTPEC-9 mct compatible to the bindings documentation. The design for the timer is reused from previous Samsung SoCs like exynos4210 and ARTPEC-8. Signed-off-by: SungMin Park <smn1196@coasia.com> Signed-off-by: Ravi Patel <ravi.patel@samsung.com> Signed-off-by: Daniel Lezcano <daniel.lezcano@linaro.org> Acked-by: Conor Dooley <conor.dooley@microchip.com> Link: https://lore.kernel.org/r/20250917071311.1404-1-ravi.patel@samsung.com
Diffstat (limited to 'scripts/gdb/linux/timerlist.py')
0 files changed, 0 insertions, 0 deletions