summaryrefslogtreecommitdiff
path: root/tests/basics/iter1.py
diff options
context:
space:
mode:
authorDamien George <damien.p.george@gmail.com>2018-03-29 16:23:52 +1100
committerDamien George <damien.p.george@gmail.com>2018-03-29 16:23:52 +1100
commitbc3a5f191714f28bef95d9f87c24f7367c90d54a (patch)
treecec24a1ce25ffb1012b40160a930864af8f43b24 /tests/basics/iter1.py
parentb833f170c324bd7b9f0c1623d539fb301e7f09a6 (diff)
stm32/mphalport: Use MCU regs to detect if cycle counter is started.
Instead of using a dedicated variable in RAM it's simpler to use the relevant bits in the DWT register.
Diffstat (limited to 'tests/basics/iter1.py')
0 files changed, 0 insertions, 0 deletions