summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
-rw-r--r--ports/stm32/boards/NUCLEO_G474RE/mpconfigboard.h2
-rw-r--r--ports/stm32/system_stm32.c2
2 files changed, 2 insertions, 2 deletions
diff --git a/ports/stm32/boards/NUCLEO_G474RE/mpconfigboard.h b/ports/stm32/boards/NUCLEO_G474RE/mpconfigboard.h
index 62d104a54..e807a5478 100644
--- a/ports/stm32/boards/NUCLEO_G474RE/mpconfigboard.h
+++ b/ports/stm32/boards/NUCLEO_G474RE/mpconfigboard.h
@@ -29,7 +29,7 @@
#define MICROPY_HW_CLK_USE_HSI48 (1) // for RNG
// 4 wait states
-#define MICROPY_HW_FLASH_LATENCY FLASH_LATENCY_8
+#define MICROPY_HW_FLASH_LATENCY FLASH_LATENCY_4
// UART config
#define MICROPY_HW_LPUART1_TX (pin_A2) // A2 (to STLINK), B11, C1
diff --git a/ports/stm32/system_stm32.c b/ports/stm32/system_stm32.c
index b76a41e97..5a9fef1c2 100644
--- a/ports/stm32/system_stm32.c
+++ b/ports/stm32/system_stm32.c
@@ -494,7 +494,7 @@ MP_WEAK void SystemClock_Config(void) {
#endif
#if defined(STM32G4)
- if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_8) != HAL_OK) {
+ if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, MICROPY_HW_FLASH_LATENCY) != HAL_OK) {
MICROPY_BOARD_FATAL_ERROR("HAL_RCC_ClockConfig");
}
PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC | RCC_PERIPHCLK_LPUART1