summaryrefslogtreecommitdiff
path: root/py/emitnative.c
diff options
context:
space:
mode:
Diffstat (limited to 'py/emitnative.c')
-rw-r--r--py/emitnative.c17
1 files changed, 17 insertions, 0 deletions
diff --git a/py/emitnative.c b/py/emitnative.c
index 66c345b23..7d856e13f 100644
--- a/py/emitnative.c
+++ b/py/emitnative.c
@@ -1625,6 +1625,11 @@ static void emit_native_load_subscr(emit_t *emit) {
}
case VTYPE_PTR16: {
// pointer to 16-bit memory
+ #if N_XTENSA || N_XTENSAWIN
+ asm_xtensa_op_addx2(emit->as, REG_ARG_1, reg_index, REG_ARG_1);
+ asm_xtensa_op_l16ui(emit->as, REG_RET, REG_ARG_1, 0);
+ break;
+ #endif
ASM_ADD_REG_REG(emit->as, REG_ARG_1, reg_index); // add index to base
ASM_ADD_REG_REG(emit->as, REG_ARG_1, reg_index); // add index to base
ASM_LOAD16_REG_REG(emit->as, REG_RET, REG_ARG_1); // load from (base+2*index)
@@ -1637,6 +1642,10 @@ static void emit_native_load_subscr(emit_t *emit) {
asm_rv32_opcode_cadd(emit->as, REG_ARG_1, REG_TEMP2);
asm_rv32_opcode_lw(emit->as, REG_RET, REG_ARG_1, 0);
break;
+ #elif N_XTENSA || N_XTENSAWIN
+ asm_xtensa_op_addx4(emit->as, REG_ARG_1, reg_index, REG_ARG_1);
+ asm_xtensa_op_l32i_n(emit->as, REG_RET, REG_ARG_1, 0);
+ break;
#endif
ASM_ADD_REG_REG(emit->as, REG_ARG_1, reg_index); // add index to base
ASM_ADD_REG_REG(emit->as, REG_ARG_1, reg_index); // add index to base
@@ -1900,6 +1909,10 @@ static void emit_native_store_subscr(emit_t *emit) {
#if N_ARM
asm_arm_strh_reg_reg_reg(emit->as, reg_value, REG_ARG_1, reg_index);
break;
+ #elif N_XTENSA || N_XTENSAWIN
+ asm_xtensa_op_addx2(emit->as, REG_ARG_1, reg_index, REG_ARG_1);
+ asm_xtensa_op_s16i(emit->as, reg_value, REG_ARG_1, 0);
+ break;
#endif
ASM_ADD_REG_REG(emit->as, REG_ARG_1, reg_index); // add index to base
ASM_ADD_REG_REG(emit->as, REG_ARG_1, reg_index); // add index to base
@@ -1916,6 +1929,10 @@ static void emit_native_store_subscr(emit_t *emit) {
asm_rv32_opcode_cadd(emit->as, REG_ARG_1, REG_TEMP2);
asm_rv32_opcode_sw(emit->as, reg_value, REG_ARG_1, 0);
break;
+ #elif N_XTENSA || N_XTENSAWIN
+ asm_xtensa_op_addx4(emit->as, REG_ARG_1, reg_index, REG_ARG_1);
+ asm_xtensa_op_s32i_n(emit->as, reg_value, REG_ARG_1, 0);
+ break;
#endif
ASM_ADD_REG_REG(emit->as, REG_ARG_1, reg_index); // add index to base
ASM_ADD_REG_REG(emit->as, REG_ARG_1, reg_index); // add index to base