summaryrefslogtreecommitdiff
path: root/tests/inlineasm/rv32/asmloadstore.py
diff options
context:
space:
mode:
Diffstat (limited to 'tests/inlineasm/rv32/asmloadstore.py')
-rw-r--r--tests/inlineasm/rv32/asmloadstore.py86
1 files changed, 86 insertions, 0 deletions
diff --git a/tests/inlineasm/rv32/asmloadstore.py b/tests/inlineasm/rv32/asmloadstore.py
new file mode 100644
index 000000000..2c49e07b4
--- /dev/null
+++ b/tests/inlineasm/rv32/asmloadstore.py
@@ -0,0 +1,86 @@
+# test load/store opcodes
+
+
+@micropython.asm_rv32
+def l():
+ li(a5, 4)
+ addi(sp, sp, -12)
+ li(a0, 0x123)
+ c_swsp(a0, 0)
+ addi(a1, a0, 0x111)
+ c_swsp(a1, 4)
+ addi(a2, a1, 0x111)
+ c_swsp(a2, 8)
+ mv(a4, sp)
+ c_lw(a3, 0(a4))
+ bne(a3, a0, END)
+ addi(a5, a5, -1)
+ lw(a3, 4(a4))
+ bne(a3, a1, END)
+ addi(a5, a5, -1)
+ lhu(a3, 8(a4))
+ bne(a3, a2, END)
+ addi(a5, a5, -1)
+ lbu(a0, 8(a4))
+ addi(a0, a0, 0x300)
+ bne(a0, a2, END)
+ addi(a5, a5, -1)
+ label(END)
+ addi(sp, sp, 12)
+ mv(a0, a5)
+
+
+print(l())
+
+
+@micropython.asm_rv32
+def s():
+ li(a5, 4)
+ addi(sp, sp, -12)
+ c_swsp(zero, 0)
+ c_swsp(zero, 4)
+ c_swsp(zero, 8)
+ li(a0, 0x12345)
+ mv(a4, sp)
+ c_sw(a0, 0(a4))
+ sh(a0, 4(a4))
+ sb(a0, 8(a4))
+ li(a1, 0xFFFF)
+ and_(a1, a0, a1)
+ andi(a2, a0, 0xFF)
+ lw(a3, 0(sp))
+ bne(a3, a0, END)
+ addi(a5, a5, -1)
+ lw(a3, 4(sp))
+ bne(a3, a1, END)
+ addi(a5, a5, -1)
+ lw(a3, 8(sp))
+ bne(a3, a2, END)
+ addi(a5, a5, -1)
+ label(END)
+ addi(sp, sp, 12)
+ mv(a0, a5)
+
+
+print(s())
+
+
+@micropython.asm_rv32
+def lu():
+ li(a5, 4)
+ addi(sp, sp, -8)
+ li(a0, 0xF1234567)
+ c_swsp(a0, 0)
+ c_swsp(a0, 4)
+ lh(a1, 0(sp))
+ blt(a1, zero, END)
+ addi(a5, a5, -1)
+ lb(a2, 4(sp))
+ blt(a2, zero, END)
+ addi(a5, a5, -1)
+ label(END)
+ addi(sp, sp, 8)
+ mv(a0, a5)
+
+
+print(lu())