summaryrefslogtreecommitdiff
path: root/ports/qemu/mcu/rv32/virt.ld
blob: 64675ad4ee85633cde7d2037e08d7e68da6aa2ef (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
/*
 * This file is part of the MicroPython project, http://micropython.org/
 *
 * The MIT License (MIT)
 *
 * Copyright (c) 2023 Alessandro Gatti
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
 * THE SOFTWARE.
 */

/* Output format is 32 bits little endian. */
OUTPUT_FORMAT("elf32-littleriscv", "elf32-littleriscv", "elf32-littleriscv");

/*
 * Memory layout:
 *
 * 0x8000_0000: .text
 *   .........: .rodata
 * 0x8040_0000: .data
 *   .........: _global_pointer
 *   .........: .bss
 * 0x8060_0000: .stack
 * 0x8060_0000: _sstack
 * 0x8060_FFFF: _estack
 */
MEMORY
{
    ROM   (xr)  : ORIGIN = 0x80000000,                LENGTH = 4M
    RAM   (xrw) : ORIGIN = ORIGIN(ROM) + LENGTH(ROM), LENGTH = 2M
    STACK (rw)  : ORIGIN = ORIGIN(RAM) + LENGTH(RAM), LENGTH = 64K
}

SECTIONS
{
    /* Code + Read-Only data segment */

    .text : ALIGN (4K)
    {
        *(.start)
        *(.text)
        . = ALIGN (4K);
        *(.rodata)
        _sirodata = .;
    } > ROM

    .rodata : AT (_sirodata) ALIGN (4K)
    {
        *(.rodata)
    } > ROM

    /* Data + BSS segment */

    .data : ALIGN (4K)
    {
        *(.data)
        _sibss = .;
    } > RAM

    .bss : AT (_sibss) ALIGN (4K)
    {
        /* Mark global pointer address. */
        _global_pointer = .;

        /* Mark BSS start. */
        . = . + 4;
        _sbss = .;
        *(.bss)
        /* Mark BSS end. */
        _ebss = .;
    } > RAM

    /* Isolated stack segment. */

    .stack : ALIGN(4K)
    {
        /* Mark stack start. */
        _sstack = .;
        . = LENGTH(STACK);
        /* Mark stack end. */
        _estack = .;
    } > STACK
}