summaryrefslogtreecommitdiff
path: root/ports/stm32/eth_phy.c
blob: 56cddba9c520b9e64ddf214f8cefcaf359621839 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
/*
 * This file is part of the MicroPython project, http://micropython.org/
 *
 * The MIT License (MIT)
 *
 * Copyright (c) 2019 Damien P. George
 * Copyright (c) 2024 Robert Hammelrath
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
 * THE SOFTWARE.
 */

#include "py/mphal.h"
#include "eth_phy.h"

#if defined(MICROPY_HW_ETH_MDC)

#define PHY_SCSR_LAN87XX                (0x001f)
#define PHY_SCSR_LAN87XX_SPEED_Pos      (2)
#define PHY_SCSR_LAN87XX_SPEED_Msk      (7)

#define PHY_SCSR_DP838XX                (0x0010)
#define PHY_RECR_DP838XX                (0x0015)
#define PHY_SCSR_DP838XX_DUPLEX_Msk     (4)
#define PHY_SCSR_DP838XX_10M_Msk        (2)

int16_t eth_phy_lan87xx_get_link_status(uint32_t phy_addr) {
    // Get the link mode & speed
    int16_t scsr = eth_phy_read(phy_addr, PHY_SCSR_LAN87XX);
    return (scsr >> PHY_SCSR_LAN87XX_SPEED_Pos) & PHY_SCSR_LAN87XX_SPEED_Msk;
}

int16_t eth_phy_dp838xx_get_link_status(uint32_t phy_addr) {
    int16_t scsr = 0;
    // Get the link mode & speed
    uint16_t temp = eth_phy_read(phy_addr, PHY_SCSR_DP838XX);
    scsr = (temp & PHY_SCSR_DP838XX_10M_Msk) ? PHY_SPEED_10HALF : PHY_SPEED_100HALF;
    if (temp & PHY_SCSR_DP838XX_DUPLEX_Msk) {
        scsr |= PHY_DUPLEX;
    }
    return scsr;
}

#endif