summaryrefslogtreecommitdiff
path: root/tests/extmod_hardware/machine_uart_irq_rxidle.py.exp
blob: f3c7497e4ce1174026967acafa0a875c9f4f79fb (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
========
bits_per_s: 2400
write
ready
IRQ_RXIDLE: True data: b'12345678'
done
write
ready
IRQ_RXIDLE: True data: b'abcdefgh'
done
========
bits_per_s: 9600
write
ready
IRQ_RXIDLE: True data: b'12345678'
done
write
ready
IRQ_RXIDLE: True data: b'abcdefgh'
done
========
bits_per_s: 115200
write
ready
IRQ_RXIDLE: True data: b'12345678'
done
write
ready
IRQ_RXIDLE: True data: b'abcdefgh'
done