summaryrefslogtreecommitdiff
path: root/tests/inlineasm/rv32/asmloadstore.py
blob: 2c49e07b41a5c747025f6a84fa78ad071df27698 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
# test load/store opcodes


@micropython.asm_rv32
def l():
    li(a5, 4)
    addi(sp, sp, -12)
    li(a0, 0x123)
    c_swsp(a0, 0)
    addi(a1, a0, 0x111)
    c_swsp(a1, 4)
    addi(a2, a1, 0x111)
    c_swsp(a2, 8)
    mv(a4, sp)
    c_lw(a3, 0(a4))
    bne(a3, a0, END)
    addi(a5, a5, -1)
    lw(a3, 4(a4))
    bne(a3, a1, END)
    addi(a5, a5, -1)
    lhu(a3, 8(a4))
    bne(a3, a2, END)
    addi(a5, a5, -1)
    lbu(a0, 8(a4))
    addi(a0, a0, 0x300)
    bne(a0, a2, END)
    addi(a5, a5, -1)
    label(END)
    addi(sp, sp, 12)
    mv(a0, a5)


print(l())


@micropython.asm_rv32
def s():
    li(a5, 4)
    addi(sp, sp, -12)
    c_swsp(zero, 0)
    c_swsp(zero, 4)
    c_swsp(zero, 8)
    li(a0, 0x12345)
    mv(a4, sp)
    c_sw(a0, 0(a4))
    sh(a0, 4(a4))
    sb(a0, 8(a4))
    li(a1, 0xFFFF)
    and_(a1, a0, a1)
    andi(a2, a0, 0xFF)
    lw(a3, 0(sp))
    bne(a3, a0, END)
    addi(a5, a5, -1)
    lw(a3, 4(sp))
    bne(a3, a1, END)
    addi(a5, a5, -1)
    lw(a3, 8(sp))
    bne(a3, a2, END)
    addi(a5, a5, -1)
    label(END)
    addi(sp, sp, 12)
    mv(a0, a5)


print(s())


@micropython.asm_rv32
def lu():
    li(a5, 4)
    addi(sp, sp, -8)
    li(a0, 0xF1234567)
    c_swsp(a0, 0)
    c_swsp(a0, 4)
    lh(a1, 0(sp))
    blt(a1, zero, END)
    addi(a5, a5, -1)
    lb(a2, 4(sp))
    blt(a2, zero, END)
    addi(a5, a5, -1)
    label(END)
    addi(sp, sp, 8)
    mv(a0, a5)


print(lu())