summaryrefslogtreecommitdiff
path: root/tests/ports/stm32/pin.py
blob: cbc78e68abd6a2c0779b6b8747e3dbf2dd5ec075 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
import sys
from pyb import Pin

if "PYB" in sys.implementation._machine:
    test_pin = "X8"
else:
    test_pin = Pin.cpu.A7

p = Pin(test_pin, Pin.IN)
print(p)
print(p.name())
print(p.pin())
print(p.port())

p = Pin(test_pin, Pin.IN, Pin.PULL_UP)
p = Pin(test_pin, Pin.IN, pull=Pin.PULL_UP)
p = Pin(test_pin, mode=Pin.IN, pull=Pin.PULL_UP)
print(p)
print(p.value())

p.init(p.IN, p.PULL_DOWN)
p.init(p.IN, pull=p.PULL_DOWN)
p.init(mode=p.IN, pull=p.PULL_DOWN)
print(p)
print(p.value())

p.init(p.OUT_PP)
p.low()
print(p.value())
p.high()
print(p.value())
p.value(0)
print(p.value())
p.value(1)
print(p.value())
p.value(False)
print(p.value())
p.value(True)
print(p.value())