summaryrefslogtreecommitdiff
path: root/tests/target_wiring/alif.py
blob: 18f3cbe7e5e0db02e9eba7c144631e67f0d95393 (plain)
1
2
3
4
5
6
7
# Target wiring for general alif board.
#
# Connect:
# - UART1 TX and RX, usually P0_5 and P0_4

uart_loopback_args = (1,)
uart_loopback_kwargs = {}