summaryrefslogtreecommitdiff
path: root/tests/target_wiring/rp2.py
blob: cb0fa0d626339d72bf07716e5d43ee97e71003d3 (plain)
1
2
3
4
5
6
7
# Target wiring for general rp2 board.
#
# Connect:
# - GPIO0 to GPIO1

uart_loopback_args = (0,)
uart_loopback_kwargs = {"tx": "GPIO0", "rx": "GPIO1"}